• Apr 24, 2017 News! Vol.6, No.4 has been indexed by EI (Inspec).   [Click]
  • Apr 24, 2017 News! Vol.6, No.3 has been indexed by EI (Inspec).   [Click]
  • Mar 16, 2017 News!Vol 7, No 1 has been published with online version 11 original aritcles from 6 countries are published in this issue   [Click]
General Information
    • ISSN: 2010-3697
    • Frequency: Bimonthly
    • DOI: 10.7763/IJMO
    • Editor-in-Chief: Prof. Adrian Olaru
    • Executive Editor: Ms.Yoyo Y. Zhou
    • Abstracting/ Indexing: Engineering & Technology Digital Library, ProQuest, Crossref, Electronic Journals Library, DOAJ, Google Scholar, EI (INSPEC, IET).
    • E-mail ijmo@iacsitp.com
Editor-in-chief
Prof. Adrian Olaru
University Politehnica of Bucharest, Romania
I'm happy to take on the position of editor in chief of IJMO. It's a journal that shows promise of becoming a recognized journal in the area of modelling and optimization. I'll work together with the editors to help it progress.
IJMO 2012 Vol.2(4): 544-548 ISSN: 2010-3697
DOI: 10.7763/IJMO.2012.V2.179

A New Low Power Single Bit Full Adder Design with 14 Transistors using Novel 3 Transistors XOR Gate

Manoj Kumar, Sandeep K. Arya, and Sujata Pandey

Abstract—In present work a new XOR gate using three transistors has been proposed. Design shows adequate output logic levels with noise margin of 2V with 3.3V input signals. XNOR logic, obtained with addition of inverter shows improved noise margin of 3.2V. A new design for single bit full adder has been implemented using proposed XOR/XNOR gates and transmission gate multiplexer. Full adder designed with 14 transistors shows power dissipation of 655.6149μW and maximum output delay 0.11055ns. Proposed adder circuit shows adequate noise margin of 3.2 V for Sum (Sum output) and 2.2V for Cout (Carry output) with supply voltage of 3.3V. Circuit works well with reduced supply voltage and simulations have been carried out up to 1.8V supply voltage. Simulations are performed by using SPICE based on TSMC 0.35μm CMOS technology. Power consumption of proposed full adders has been compared with earlier reported circuits and proposed circuit’s shows better performance in terms of power consumptions and transistor count.

Index Terms—CMOS, exclusive-OR (XOR), exclusive-NOR (XNOR), full adder design, low power and transmission gate.

Dr. Sandeep K. Arya is with the Department of Electronics & Communication Engineering, Guru Jambheshwar University of Science & Technology, Hisar, India (e-mail: arya1sandeep@rediffmail.com).
Dr. Sujata Pandey is with the Department of Electronics & Communication Engineering, Amity University, Noida, India (e-mail: spandey@amity.edu).

[PDF]

Cite: Manoj Kumar, Sandeep K. Arya, and Sujata Pandey, "A New Low Power Single Bit Full Adder Design with 14 Transistors using Novel 3 Transistors XOR Gate," International Journal of Modeling and Optimization vol. 2, no. 4, pp. 544-548, 2012.

Copyright © 2008-2015.International Journal of Modeling and Optimization. All rights reserved.
E-mail: ijmo@iacsitp.com