• Apr 24, 2017 News! Vol.6, No.4 has been indexed by EI (Inspec).   [Click]
  • Apr 24, 2017 News! Vol.6, No.3 has been indexed by EI (Inspec).   [Click]
  • May 24, 2017 News!Vol 7, No 2 has been published with online version 11 original aritcles from 6 countries are published in this issue   [Click]
General Information
    • ISSN: 2010-3697
    • Frequency: Bimonthly
    • DOI: 10.7763/IJMO
    • Editor-in-Chief: Prof. Adrian Olaru
    • Executive Editor: Ms.Yoyo Y. Zhou
    • Abstracting/ Indexing: Engineering & Technology Digital Library, ProQuest, Crossref, Electronic Journals Library, Google Scholar, EI (INSPEC, IET).
    • E-mail ijmo@iacsitp.com
Editor-in-chief
Prof. Adrian Olaru
University Politehnica of Bucharest, Romania
I'm happy to take on the position of editor in chief of IJMO. It's a journal that shows promise of becoming a recognized journal in the area of modelling and optimization. I'll work together with the editors to help it progress.
IJMO 2012 Vol.2(4): 422-426 ISSN: 2010-3697
DOI: 10.7763/IJMO.2012.V2.156

Packet Switched Networks for Communications within Large Multi-Core Systems on Chip

Rakhi Mutha

Abstract—Packet-switched networks for communications within large multi core systems on-chip are made for enhanced performance, scalability, modularity, and design productivity more than previous communication architectures such as busses and dedicated signal wires. Multiprocessor architectures and platforms have been introduced to extend the applicability of Moore’s law. They depend on concurrency and synchronization in both software and hardware to enhance the design productivity and system performance. These platforms will also have to incorporate highly scalable, reusable, predictable, cost- and energy efficient architectures. With the rapidly approaching billion transistors era, some of the main problems in deep sub-micron technologies which are characterized by gate lengths in the range of 60-90 nm, will arise from non-scalable wire delays, errors in signal integrity and unsynchronized communications. These problems may be overcome by the use of Network on Chip architecture. The proposed paper is a survey of various research papers and contributions in NOC area.

Index Terms—Packet-switched networks, multi-core, on chip architectures, network on chip.

R. Mutha was with the JIET Group of Institutions, Jodhpur, Rajasthan, India. (e-mail: rakhimutha@gmail.com).

[PDF]

Cite: Rakhi Mutha, "Packet Switched Networks for Communications within Large Multi-Core Systems on Chip," International Journal of Modeling and Optimization vol. 2, no. 4, pp. 422-426, 2012.

Copyright © 2008-2015.International Journal of Modeling and Optimization. All rights reserved.
E-mail: ijmo@iacsitp.com