• Aug 06, 2018 News! Vol.7, No.1- Vol.7, No.4 has been indexed by EI (Inspec).   [Click]
  • Mar 07, 2019 News!Vol 9, No 1 has been published with online version 10 original aritcles from 5 countries are published in this issue    [Click]
  • Dec 29, 2018 News!Vol 8, No 6 has been published with online version 6 original aritcles from 3 countries are published in this issue    [Click]
General Information
Prof. Adrian Olaru
University Politehnica of Bucharest, Romania
I'm happy to take on the position of editor in chief of IJMO. It's a journal that shows promise of becoming a recognized journal in the area of modelling and optimization. I'll work together with the editors to help it progress.
IJMO 2015 Vol.5(1): 32-35 ISSN: 2010-3697
DOI: 10.7763/IJMO.2015.V5.431

Segmented Buffer for NOC Router

Biman Debbarma and S. N. Pradhan
Abstract—As the number of transistors in a single chip is increasing day by day, SoC is a very popular choice among the developers as it gives more speed and functionality. The IPs in the SoCs can be from different vendors and may be used for a third party for manufacturing a chip. For effective communication among the IPs or more commonly Cores, an in built network structure called Network on Chip (NOC) has been developed over the years and different versions of NOCs are available in the present day. This paper proposes a segmented buffer structure for NOC router for effective utilization of the NOC buffers.

Index Terms—Router, ViCHAR, segmented buffer, segmented control logic, power gating.

Biman Debbarma and S. N. Pradhan are with the National Institute of Technology Agartala, India (e-mail: bimandebbarma75@gmail.com).


Cite: Biman Debbarma and S. N. Pradhan, "Segmented Buffer for NOC Router," International Journal of Modeling and Optimization vol. 5, no. 1, pp. 32-35, 2015.

Copyright © 2008-2015.International Journal of Modeling and Optimization. All rights reserved.
E-mail: ijmo@iacsitp.com