

A Piece Wise Linear Memristor Model with Switches

Ahmet Solak and Saadetdin Herdem

Abstract—Memristor is firstly published by L.Chua in 1971. It is derived from relationship between charge and flux. Thus, memristor take its place as fourth passive circuit element with resistor, inductor and capacitor. After it is physically realization in 2008 by S. Williams and his teammates, interest in memristor and studies about it quite increase. PWL (PieceWise Linear) memristor model is one of the memristor modeling style. This model proposes a new equivalent memristor model by linearizing I-V characteristic of memristor. Linearization process may vary from study to study. In this paper, we suggest a new PWL memristor model and its equivalent analog circuit. The proposed model in this paper is independent from frequency. The results obtained by using this model are sufficiently compatible.

Index Terms—Control equations, equivalent circuit, memristor, PWL model.

I. INTRODUCTION

Memristor is short form of memory resistor. It is firstly proposed by nonlinear circuit theorist Leon Chua in 1971 [1]. He described a new passive circuit element which is derived from relationship between electric charge and magnetic flux “ $M=d\phi/dq$ ”. Fig. 1 shows relationship among passive circuit elements. Thus, the missing link among charge, flux, voltage and current is completed. So, memristor took its place as fourth passive circuit element with resistor, capacitor and inductor. It has a memristance whose symbol is “ M ” and characteristic of memristance similar to resistance.




Fig. 1. Relationship among passive circuit elements.

In 2008, Stanley Williams and his team from HP (Hewlett-Packard) Research Laboratories published a new paper which includes first realized memristor as a physical device [2]. This memristor model is in nanoscale size and consists of doped and undoped TiO_2 between two thin Pt layers. Undoped TiO_2 part has pure TiO_2 and its resistance is

higher than other part.

Doped TiO_2 part is doped with oxygen vacancies which make it conductive and lower resistance. When electric charge flows from undoped side to doped side, the resistance of memristor decreases. In reverse situation the resistance of memristor increases.

Fig. 2 shows HP memristor model. In this figure, w represents Doped TiO_2 part and D represents whole TiO_2 part. There is a thin film between these parts and with the flow of electric charge memristance of memristor model change due to the fact that position of thin film change between parts.




Fig. 2. Memristor model adapt from [2].

According to this model, R_{ON} represents doped TiO_2 part and R_{OFF} represents undoped TiO_2 part. R_{ON} and R_{OFF} represent limit values of memristance. R_{MEM} represents memristance value and changes depending on R_{ON} , R_{OFF} and w/D ratio. w/D ratio represent proportion of doped and undoped parts proportion which is shown in (1). From this equation x is found and when put this value to (2), R_{MEM} value found.

$$x = \frac{w}{D} \quad (1)$$

$$R_{MEM}(x) = R_{ON}x + R_{OFF}(1-x) \quad (2)$$

After this paper was published, HP announced that physical memristor device would be brought to market within a couple of years but it is not produced yet. So, memristor models, memristor equivalent circuits and memristor emulator circuits become more important for memristor research and memristor based applications.

With this study, interest in memristor is quite increase and also motivate the study of new design paradigms and applications. New memristor models, emulator circuits, applications like programmable logic, signal processing, neural networks, control systems, brain –computer interfaces and etc. are became new study fields about memristor [3]-[10].

In this study, high resistance R_{OFF} and low resistance R_{ON} are obtained from chemical properties of elements between pure TiO_2 and doped TiO_2 with oxygen vacancies respectively. So you should know also chemical properties of

Manuscript received February 25, 2016; revised April 30, 2016.

The authors are with the Department of Electrical Electronics Engineering Selcuk University, Konya, Turkey (e-mail: ahmet溶ak@selcuk.edu.tr, sherdem@selcuk.edu.tr).

elements for analyzing this study. On contrary to this memristor model, PWL memristor model is only derived from I-V characteristic of memristor and so it is simpler than other memristor model and more feasibility. Goal of PWL memristor model is that achieve a new memristor model by ignoring chemical properties of elements. Many PWL memristor model published since memristor became popular [11]-[14].

In this paper, we propose a new PWL (Piecewise Linear) memristor model. And we view our study under methodology, results and conclusion titles. In methodology part, we mention about PWL theory and our model; in results part we mention about our models results and comparison among our results and other published papers and in conclusion part we mention about conclusions of study respectively.

II. METHODOLOGY

In this part, we view memristor model in two subtitles. These are theory and circuit model. In theory part, we define PWL memristor model and also analyze our new PWL model. In circuit model part according to giving memristor model we get an equivalent memristor model.

A. Theory

In theory, memristor has a hysteresis I-V characteristic is shown in Fig. 3 (a). It is hard to analyze this graph because of its hysteresis curve. So PWL memristor model is derived as a model of memristor which obtained by linearization of I-V characteristic of memristor shown in Fig. 3 (b) [14].




Fig. 3. (a). I-V characteristic of memristor (b). I-V characteristic of PWL memristor model [14].

Similar to this study we propose a new I-V characteristic of memristor and also a new PWL memristor model. Fig.4 shows I-V characteristic of proposed memristor model. While we design this model, take into account I-V characteristic design parameters from [15].

B. Circuit Model

When we examine I-V characteristic of memristor is shown in Fig.4, it can be divided into four regions. Voltage and current parameters approximately selected as follows: $V_1=1.888$ V, $V_2=3.999$ V, $I_1=1.525$ mA, $I_2=0.5625$ mA. These regions are determined by using control equations as shown in Table I.

According to Table I, we start modeling equivalent memristor circuit model. In first region, the characteristic is similar to I-V characteristic of a resistance and so we can use a resistance for this region in circuit. In second region, the characteristic is similar to characteristic of a negative resistance and a positive DC voltage source. In third region, the characteristic is similar to characteristic of a resistance too like first region; but voltage-current proportion is more less than first region so it has a smaller resistance value than first region. In fourth region, the characteristic similar to the characteristic of second region; but the difference between two regions is that in second region DC voltage source is positive; but in fourth region it is negative.




Fig. 4. I-V characteristic of proposed memristor model [15].

TABLE I: THE ARRANGEMENT OF REGIONS

| Regions | Voltage | $\frac{dv}{dt}$ |
|----------|----------------|---------------------|
| 1.Region | $[-V_2, V_2]$ | $\frac{dv}{dt} > 0$ |
| 2.Region | $[V_1, V_2]$ | $\frac{dv}{dt} < 0$ |
| 3.Region | $[-V_1, V_1]$ | $\frac{dv}{dt} < 0$ |
| 4.Region | $[-V_2, -V_1]$ | $\frac{dv}{dt} < 0$ |




Fig. 5. Proposed memristor equivalent circuit.


With this I-V characteristic analysis, a new memristor equivalent circuit is proposed as shown Fig. 5. This circuit could be applicable so simple because it is clearly seen that it

consist of only resistances and DC voltage supplies. According to calculations from analysis, resistance and DC voltage values should be selected as follows: $R_1=7.1093 \text{ k}\Omega$, $R_2=R_4=-2.1932 \text{ k}\Omega$, $R_3=1.2380 \text{ k}\Omega$, $E=5.2322 \text{ V}$.

In this circuit, switches present each region respectively. At initial state, S_1 is closed and other switches are opened. For a period ($T=1 \text{ ms}$), obtained closed times of switches by using control equations shown in Fig.6. From this figure, closed times of switches written more detailed shown at Table II. In here, there are small time differences between two switches transition. It can be called as transition time and it is about $0.002 - 0.003 \text{ ms}$ so it can be underestimated.

TABLE II: CLOSED TIMES OF SWITCHES

| Switches | Times |
|----------|---|
| S_1 | $[0, 0.245 \text{ ms}] \text{ \& } [0.75 \text{ ms}, 1 \text{ ms}]$ |
| S_2 | $[0.25 \text{ ms}, 0.415 \text{ ms}]$ |
| S_3 | $[0.417 \text{ ms}, 0.582 \text{ ms}]$ |
| S_4 | $[0.585 \text{ ms}, 0.747 \text{ ms}]$ |


 Fig. 6. Switch States for a period ($T=1 \text{ ms}$).

III. RESULTS

In this part, we verify our proposed model by comparing with published paper given at references [15], [16]. When we examine our I-V is shown in Fig.4, it is similar to I-V characteristic of Vourkas & Sirakoulis model [15] and also Joglekar & Wolf memristor model [15], [16]. Fig. 7 shows comparison among three I-V characteristics. In this figure, blue graph represents our memristor model, red graph represents Vourkas & Sirakoulis model [15] and green graph represents Joglekar & Wolf memristor model [15], [16].

As shown in Fig. 7 I-V characteristic of our proposed memristor model and other characteristics are almost same. There are little differences among our graph and other graphs. And the differences among our graph and others is because of that our model is linear so it has a linear I-V characteristic; but others have hysteresis I-V characteristic because of memristor original I-V characteristic. Except that there are no big differences among characteristics.

Fig. 8 shows comparison among M-V characteristic of three memristor models. In this figure, blue graph represents M-V characteristic of our proposed model, red graph represents M-V characteristic of Vourkas & Sirakoulis

memristor model [15], green graph represents M-V characteristic of Joglekar & Wolf memristor model [15], [16].

When these characteristics compared, it is seen that they are similar to each other with the outline; but at some points vary our M-V characteristic. The reason is that our model is linearized memristor model was mentioned about comparison of I-V characteristics part. Other models as shown in Fig. 7 have hysteresis I-V characteristic so have curved M-V characteristic. Also, because of first and last voltage and current values are 0(zero) memristance values go to infinite. So a gap occurs at these points in our M-V characteristic.




Fig. 7. Comparison among I-V characteristic of memristor models.




Fig. 8. Comparison among M-V characteristic of memristor models.

All in all, our proposed memristor model is compared with two published and verified memristor models. Not only I-V graph of memristor but also M-V graph of it provides this memristor models except small differences. And this differences stem from our model linearity as mentioned before. Besides, realization of circuit model is so simple because it has four resistances, four switches and two DC voltage supplies as shown in Fig. 5. And also switching time among switches is sufficient and consistent as shown in Fig.6 and at Table II.

IV. CONCLUSION

In this paper, a new PWL memristor model with switches is proposed. This model compared with other published memristor models [15], [16] and after this comparison this model is verified. Although there are some differences among our model and other models due to the fact that our model is linear; however results are sufficiently compatible. Also, an equivalent memristor circuit model is proposed as a new memristor model. This circuit needs a negative resistor

for realizing as a physical circuit.

In here, we suggest an independent PWL memristor model from frequency. In our next studies we aim making a frequency dependent memristor model, improving an application for this model and research new equivalent circuit models with or without negative resistor will be our future studies.

Also this study made by linearized I-V characteristic of memristor. For future studies, M-V characteristic of memristor could be linearized and a new equivalent circuit may be derived.

Future improvements and new applications about memristor will be bringing physically realized memristor device to us. But for now, when we consider a physical memristor does not exist, usability of this model should not be overlooked for simulation modeling.

REFERENCES

- [1] L. Chua, "Memristor — The missing circuit element," *IEEE Trans. Circuit Theory*, vol. 18, no. 5, pp. 507-519, 1971.
- [2] D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found" *Nature*, vol. 453, no. 7191 pp. 80-83, 2008.
- [3] S. Kvatinsky, E. Friedman, A. Kolodny and U. Weiser, "TEAM: Threshold adaptive memristor model," *IEEE Trans. Circuits Syst. I*, vol. 60, no. 1, pp. 211-221, 2013.
- [4] R. Waser, R. Dittmann, G. Staikov, and K. Szot, "Redox-based resistive switching memories — Nanoionic mechanisms, prospects, and challenges," *Adv. Mater.*, vol. 21, no. 25-26, pp. 2632-2663, 2009.
- [5] I. Valov, E. Linn, S. Tappertzhofen, S. Schmelzer, J. V. D. Hurk, F. Lentz, and R. Waser, "Nanobatteries in redox-based resistive switches require extension of memristor theory," *Nature Communications*, vol. 4, p. 1771, 2013.
- [6] G. Kim, J. Lee, Y. Ahn, W. Jeon, S. Song, J. Seok, J. Yoon, K. Yoon, T. Park, and C. Hwang, "Resistive memory: 32 Å — 32 crossbar array resistive memory composed of a stacked schottky diode and unipolar resistive memory," *Adv. Funct. Mater.*, vol. 23, no. 11, pp. 1350-1350, 2013.
- [7] C. K. Volos, I. M. Kyprianidis, I. N. Stouboulos, E. Tlelo-Cuatle, and S. Vaidyanathan, "Memristor: A new concept in synchronization of coupled neuromorphic circuits," *Journal of Engineering Science and Technology Review*, vol. 23, no. 2, pp.157-173.
- [8] F. Pan, S. Gao, C. Chen, C. Song, and F. Zeng, "Recent progress in resistive random access memories: Materials, switching mechanisms, and performance," *Materials Science and Engineering: R: Reports*, vol. 83, pp. 1-59, 2014.
- [9] V. T. Pham, C. K. Volos, S. Vaidyanathan, T. P. Le, and V. Y. Vu, "A memristor-based hyperchaotic system with hidden attractors:

- Dynamics, synchronization and circuitual emulating," *Journal of Engineering Science and Technology Review*, vol.8, no. 2, pp.205-214.
- [10] A. F. Adzmi, A. Nasrudin, W. F. H. Abdullah, and S. H. Herman, "Memristor Spice model for designing analog circuit," in *Proc. IEEE Student Conference on Research and Development (SCORED)*, pp. 78-83, 2012.
- [11] Z. Lin and H. Wang, "Efficient image encryption using a chaos-based PWL memristor," *IETE Tech Rev*, vol. 27, no. 4, p. 318, 2010.
- [12] W. Wang, Q. Yu, C. Xu, and Y. Cui, "Study of filter characteristics based on PWL memristor," in *Proc. International Conference on Communications, Circuits and Systems*, 2009.
- [13] S. Wen, Y. Shen, Z. Zeng and Y. Cai, "Chaos analysis and control in a chaotic circuit with a PWL memristor," presented at Information Science and Technology (ICIST 2011), pp. 1030-1033, 2011
- [14] D. Wang, Z. Hu, X. Yu, and J. Yu, "A PWL model of memristor and its application example," presented at In Communications, Circuits and Systems, ICCAS 2009, pp. 932-934, July 2009.
- [15] I. Vourkas and G. Sirakoulis, "A novel design and modeling paradigm for memristor-based crossbar circuits," *IEEE Transactions on Nanotechnology*, vol. 11, no. 6, pp. 1151-1159, 2012.
- [16] Y. Joglekar and S. Wolf, "The elusive memristor: properties of basic electrical circuits," *European Journal of Physics*, vol. 30, no. 4, pp. 661-675, 2009.



Ahmet Solak is received the B.S. from Gebze Technical University, Kocaeli, Turkey, 2013. He is a research assistant and working toward the M.S. degree since 2015 at the Department of Electrical and Electronics Engineering, Selcuk University, Konya, Turkey. His research interests include circuits and systems, modeling and simulation of memristor.



Saadetdin Herdem is a professor at the Department of Electrical and Electronics Engineering, Selcuk University, Konya, Turkey. He received the B.S., M.S., and Ph.D. degrees in electrical and electronics engineering in 1985, 1988, and 1993, respectively, from Firat University, Elazig, Turkey. He worked at Firat University as a research assistant for eight years, at Inonu University as an assistant professor for eight years, at Nigde University as an associated professor for three years. He joined Selcuk University, Konya, Turkey, in 2004, and is currently at Selcuk University as a professor. His main interests are circuits and systems, magnetic filters, modeling, and simulation of physical systems.