

# A New Low Voltage Low Power Fully Differential Current Buffer and Its Application as a Voltage Amplifier

L. Safari and S. J. Azhari

**Abstract**—In this paper a novel low voltage low power fully differential current buffer with high CMRR is introduced. The proposed current buffer is designed and simulated with HSPICE in TSMC 0.18  $\mu\text{m}$  CMOS process and supply voltage of  $\pm 0.75\text{V}$ . The simulation results show  $39.5\Omega$  and  $5.64\text{k}\Omega$  differential mode and common mode input resistances respectively. The differential mode input impedance is 142.7 times smaller than the common mode one which is a unique feature. This result is quite significant when it is considered that in the conventional current buffers differential mode input resistance is equal to common mode one. The proposed current buffer exhibits a CMRR of 72.2dB and consumes only  $83.9\mu\text{W}$ . PSRR+ and PSRR- are 160dB and 120dB respectively which make the proposed current buffer very suitable for mixed mode designs. Application of the proposed current buffer as a voltage amplifier is also presented which benefits from the outstanding property of independency of gain from related -3dB bandwidth.

**Index Terms**—Current mode, low input impedance stage, fully differential current buffer, gain bandwidth independency.

## I. INTRODUCTION

Compared to voltage-mode circuits current-mode ones have such advantages as high slew rate, high bandwidth, simple circuitry and low voltage operation [1],[2]. Due to the small voltage swings associated with the low-impedance nodes, current-mode circuits can operate with low power supply voltages. Low voltage operation of current mode circuits has gained more importance due to today's semiconductor technology scaling down trend and reliability issues. This trend of technology has led to the popularity of mixed-mode System-on-Chips (SOCs) in which analog and digital circuits are integrated on one chip. Thus along with low voltage operation, analog designers have to concern about power supplies and ground fluctuations caused by the switching of the digital portion of mixed analog-digital circuits. Hence low voltage structures with PSRR and CMRR so high to suppress those noticed noises as well as other unwanted common mode signals are critically needed. Fully differential signal processing is commonly used in many fields mainly because of its inherent immunity to common mode signals, clock feed through, interferences and other types of common mode disturbances [3]. Current buffers are one of the main building blocks of current mode signal processors. They are widely used in

current mode signal processing independently [4],[5] or as input stage of those circuits [6],[7]. Current buffers can also be used in voltage amplifier configuration as shown in Fig.1 providing interesting property of independent voltage gain and bandwidth [8]. Unlike voltage operational amplifiers which exhibit a narrow bandwidth that is highly dependent on the gain (due to the fixed gain bandwidth product of the operational amplifier), the bandwidth of these amplifiers are large. This is due to the fact that in these structures current buffers are operating in open loop without the gain bandwidth product limitation. However as most modern high performance analog integrated circuits incorporate fully differential signal paths [3], a fully differential current buffer can be more beneficial in this case.

The most popular types of current buffers are common gate (CG) stages in CMOS technology, common base (CB) ones in BJT technology [9] and various types of current mirrors which are employed in current mode circuits. Because of single-input single-output structure of these current buffers, fully differential operation is usually provided using multiple current buffers to subtract input signals as is shown in Fig.2 [10]. Unfavorably in this approach tight matching between current buffers is needed to provide a high CMRR. On the other hand increased power consumption and chip area are its other drawbacks.

In this paper a novel low voltage low power fully differential current buffer is introduced. It has a high CMRR and very simple structure. The buffer achieves low input impedance in the case of differential mode inputs and high input impedance for unwanted common mode signals and disturbances. This unique feature further helps to improve its CMRR. The application of the proposed current buffer to realize a voltage amplifier is investigated which shows a voltage amplifier having a -3 dB frequency independent of voltage gain and a high CMRR. Favorably the proposed fully differential current buffer can also be implemented in BIPOLAR technology.




Fig.1. Voltage Amplifier using current buffer [8]




Fig. 2 Fully differential current buffer topology using single input-single output current buffers [10]

Manuscript received April 7, 2012; revised May 10, 2012.

N. Nower is with the Institute of Information Technology, University of Dhaka, Dhaka, Bangladesh (e-mail: naushin@iit.du.ac.bd).

A. Raja Chowdhury is with the department of computer science and engineering, University of Dhaka, Dhaka, Bangladesh (e-mail: farhan717@cse.univdhaka.edu).

The paper organization is as follows:

Section II presents the proposed fully differential current buffer. Section III describes application of the proposed fully differential current buffer as a high CMRR voltage amplifier with -3dB frequency independent of voltage gain. In Section IV, simulation results are presented and finally section V concludes the paper.

## II. PROPOSED FULLY DIFFERENTIAL CURRENT BUFFER

Fig. 3 shows two CG stages consists of input transistors of  $M_{N1}$ - $M_{N2}$  and required bias current sources. The circuit enclosed in dashed rectangle provides bias voltages for the gates of  $M_{N1}$ - $M_{N2}$ . The input resistance is  $1/g_m$  in which  $g_m$  is the transconductance of input transistors ( $M_{N1}$ - $M_{N2}$ ). Unfavorably input resistance is not low enough for most current mode processing circuits. One usual method to reduce the input resistance is increasing transistors  $g_m$  which results in increasing power consumption. On the other hand structure of Fig.3 has a CMRR of 0 dB. This is mainly due to the fact that, in this structure common mode currents are transferred to the loads along with differential mode ones because there is no mechanism to cancel the common mode inputs.

Structure of Fig.3 can be converted to a fully differential current buffer with high CMRR and low differential mode input impedance as is shown in Fig.4. It is constructed around the circuit of Fig.3 by adding the source coupled pair of  $M_{S1}$ - $M_{S2}$ , the PMOS transistors of  $M_{P1}$ - $M_{P2}$  and current mirrors  $M_{B1}$ - $M_{BR1}$  and  $M_{B2}$ - $M_{BR2}$  (instead of bias circuit of  $I_{bias}$ - $M_{bias}$  in Fig.3). These extra components are shown in Fig.4 in dashed rectangle. Current mirrors  $M_{B2}$ - $M_{BR2}$  along with  $M_{B1}$ - $M_{BR1}$  provide high CMRR and  $M_{S1}$ - $M_{S2}$  source coupled pair along with  $M_{P1}$ - $M_{P2}$ , provide a low differential mode input impedance for the proposed current buffer as will be explained later in this section. By choosing a low bias current for added circuit in dashed line in Fig.4, total power consumption can be reduced.




Fig.3. Structure of conventional CG based current buffer

The source coupled pair  $M_{S1}$ - $M_{S2}$  plays an important role in the proposed current buffer. In the case of differential mode inputs, the source node of  $M_{S1}$ - $M_{S2}$  differential pair (i.e C node) is at virtual ground causing the proposed current buffer to be considered as is shown in Fig.5. As is seen, positive feedback action between  $M_{N2}$ - $M_{P2}$  and  $M_{N1}$ - $M_{P1}$  forces the input nodes (i.e. in1 and in2 nodes) to be at virtual

ground which means a very low differential mode input impedance for the proposed current buffer.




Fig.4. The proposed current buffer

Differential mode input resistance of the proposed current buffer can be found from:

$$R_{ind} = 1/g_{m_n} - 1/g_{m_p} \quad (1)$$

In which  $g_{m_n}$  denotes the input transistors ( $M_{N1}$ - $M_{N2}$ ) transconductance and  $g_{m_p}$  is the transconductance of  $M_{P1}$ - $M_{P2}$ .

The  $M_{B1}$ - $M_{BR1}$  and  $M_{B2}$ - $M_{BR2}$  current mirrors transfer the differential mode currents to the lower branch of output port (as is shown in Fig.4) where they are added to the upper branch currents transferred to the same port by  $M_2$ - $M_3$  and  $M_2'$ - $M_3'$  current mirrors. This results in a current gain of two which is beneficial in the case of current amplifiers. To assure the unity value for the current buffer differential mode gain, we have to make aspect ratios of  $M_{B1}$ ,  $M_3$ ,  $M_3'$  and  $M_{B2}$  as one half of the aspect ratios of  $M_{BR1}$ ,  $M_2$ ,  $M_2'$  and  $M_{BR2}$  respectively.

In the case of common mode inputs, voltages at A and B nodes are proportional to the voltages produced at input ports (i.e. in1 and in2). Due to the voltage tracking action of differential pair, voltage at C node is also proportional to the input nodes voltages. So in practice we may assume a simplified circuit for the proposed current buffer in common mode as is shown in Fig.6. In this case no positive feedback action takes place; hence the common mode input resistance won't experience any reduction and can be found from:

$$R_{in_c} = 1/g_m \quad (2)$$

In which  $g_m$  is the transconductance of input transistors  $M_{N1}$ - $M_{N2}$ . Comparing (1) and (2) shows that differential mode input impedance can be made very smaller than the common mode one.

Common mode current of output upper branches are subtracted from each other resulting a very high CMRR

## III. CURRENT BUFFER APPLICATION AS A VOLTAGE AMPLIFIER

The proposed current buffer can be used to construct a single input single output voltage amplifier using the configuration of Fig. 1. The voltage gain of this configuration can be found from (31) where  $R_{in}$  is the input

impedance of current buffer:

$$A_V = \frac{R_2}{(R_1 + R_{in})} \quad (3)$$

As can be found from (3), low input impedance for the current buffer is essential to achieve high voltage gain. The proposed fully differential current buffer can also be configured as shown in Fig.7 to process differential voltages providing high CMRR and high bandwidth independent of gain. Assuming  $R_1=R'_1=R$  and  $R_2=R'_2=R_F$ , voltage gain and CMRR of this configuration will be:

$$A_V = \frac{V_{O+}}{(V_{in+} - V_{in-})} = -\frac{V_{O-}}{(V_{in+} - V_{in-})} = -\frac{R_F}{(R + R_{ind})} \approx -\frac{R_F}{R} \quad (4)$$

$$CMRR(dB) = CMRR_{cb}(dB) + 20\log 10\left[\frac{(R + R_{inc})}{(R + R_{ind})}\right] \quad (5)$$

where  $CMRR_{cb}$ ,  $R_{inc}$  and  $R_{ind}$  are Current buffers' CMRR, common mode and differential mode input impedances respectively. As can be seen from (5), lower differential mode input impedance of the proposed current buffer compared to common mode one, further helps to increase voltage amplifier CMRR. It is worth noting that, in the conventional current buffer, differential mode input impedance is equal to common mode one (which is equal to  $1/g_m$ ), as a result, the second term in (5) is zero. While in the proposed current buffer common mode input impedance is much larger than the differential mode one resulting a much higher CMRR.




Fig. 5. The proposed current buffer in differential mode.




Fig. 6. The proposed current buffer in common mode.




Fig. 7. Voltage Amplifier using proposed current buffer

#### IV. SIMULATION RESULTS

The proposed fully differential current buffer is simulated with HSPICE using the model parameters of  $0.18\mu\text{m}$  TSMC CMOS process. The supply voltage is  $\pm 0.75\text{V}$  and bias current for all transistors is  $20\mu\text{A}$  except for source coupled pair which is  $3.6\mu\text{A}$ . Transistors aspect ratios are presented in table I and are so chosen to maintain the low input differential impedance, high input common mode impedance and large CMRR of the structure. Current sources are implemented using simple current mirrors with aspect ratio of  $10\mu\text{m}/0.5\mu\text{m}$ .

Fig.8 shows the frequency response of the differential mode and common mode input resistances. As can be seen the proposed current buffer has a differential mode input resistance of  $39.5\Omega$  while its common mode input resistance stays at  $5.64\text{K}\Omega$  which is in the order of 142.7 times larger than differential mode input resistance. The peak value of differential mode input impedance causes no problem because it occurs at frequency around  $230\text{MHz}$  which is beyond the bandwidth of the proposed current buffer.

The current gain and  $-3\text{dB}$  frequency of the proposed current buffer are  $0.978$  and  $77.3\text{MHz}$  respectively shown in Fig.9 while its CMRR is  $72.2\text{dB}$  which is shown in Fig.10.

To show the correct operation of the proposed current buffer in the case of unbalanced inputs, two sinusoid inputs with amplitudes of  $I_1=5\mu\text{A}$  and  $I_2=3\mu\text{A}$  and frequency of  $1\text{KHz}$  (Fig.11-a) are applied to it. The produced fully differential outputs are shown in Fig.11-b which prove fully differential operation of the proposed current buffer. Observe that input currents can be written in terms of their common mode ( $I_c=0.5(I_1+I_2)$ ) and differential mode ( $I_d=0.5(I_1-I_2)$ ) components as:  $I_1=I_c+I_d$  and  $I_2=I_c-I_d$ . The differential mode component of input signals (i.e.  $I_d$ ) is successfully appeared at the output ports while the common mode components (i.e.  $I_c$ ) is eliminated.

Its  $PSRR+$  and  $PSRR-$  are  $160\text{dB}$  and  $122\text{dB}$  respectively. The proposed current buffer has a very high PSRR which makes it very suitable for mixed mode designs.

The time domain analysis of the buffer is done by applying a step input of  $\pm 5\mu\text{A}$ . The result is shown in Fig.12 which proves its sufficient stability.


The power consumption of the proposed buffer is  $83.9\mu\text{W}$ .

Fig.13 shows a plot of different voltage gains of configuration of Fig.7. The results are achieved with  $R_1=1\text{K}\Omega$  and  $R_2$  as a parameter. The plot illustrates that the  $-3\text{dB}$  bandwidth remains constant at around  $20\text{MHz}$  for closed-loop gains from  $0\text{dB}$  up to  $38.8\text{dB}$ . CMRR of the voltage amplifier in unity gain is  $85\text{dB}$  which is  $12.2\text{dB}$


higher than that of the proposed current buffer which is in good agreement with (5).

TABLE I. TRANSISTORS ASPECT RATIOS

Transistor	W/L ( $\mu\text{m}/\mu\text{m}$ )
MN1-MN2	10.2/1
MP1-MP2	30/0.5
M1-M2	5/0.5
M'1-M'2	5/0.5
M3-M'3	2.5/0.5
MBR1-MBR2	2/0.5
MB1-MB2	1.21/0.6
MS1-MS2	20/2



(a)



b)

Fig. 8. proposed buffers input resistance frequency performance in Common mode b) Differential mode




Fig. 9. The proposed current buffer current gain frequency performance






Fig. 10. CMRR frequency performance of the proposed current buffer



(a)



(b)

Fig. 11. Two unbalanced sine inputs(a) produced fully differential outputs(b)




Fig. 12. The proposed current buffer step response




Fig. 13. Voltage amplifier frequency response using the proposed current buffer

## V. CONCLUSION

This paper proposes a novel low voltage low power fully differential current buffer. The proposed current buffer has a unique property of low differential mode input resistance and high common mode one. It has high CMRR and PSRR too. Differential mode low input impedance of the proposed current buffer along with its high CMRR and PSRR makes it suitable for accurate applications. The proposed current buffer is configured as a voltage amplifier demonstrating that contrary to usual voltage amplifiers, its voltage gain is independent from the related -3dB bandwidth.

## REFERENCES

- [1] G. Palmisano, G. Palumbo, and S. Pennisi, CMOS Current Amplifiers, Boston MA:Kluwer Academic Publishers, 1999.
- [2] C. Toumazou, F. J. Lidgley, and D. G. Haigh, Analog IC Design: The Current-Mode Approach. London- Peter Peregrinus Ltd, 1990.
- [3] Soliman A. Mahmoud "New Fully Differential CMOS Second Generation Current Conveyor," *ETRI Journal*, vol.28, no.4, pp.495-501, 2006.
- [4] E. Ergun and M. Ulutas " Low Input Impedance Current –Mode All pass and Notch Filter Employing Single Current Follower," *14th International Conference on Mixed Design of Integrated Circuits and Systems*, Ciechocinek, Poland, pp.638-640, June 2007.
- [5] C. Sánchez-López, R. Trejo-Guerra, and E. Tlelo-Cuautle, "Simulation of Chua's Chaotic Oscillator Using Unity-Gain Cells," in *Proceedings of the 7th International Caribbean Conference on Devices, Circuits and Systems*, Mexico, 2008, pp.1-4.
- [6] M. Altun and H. Kuntman," Design of a fully differential current mode operational amplifier with improved input–output impedances and its filter applications," *Int. J. Electronics and Communication*, vol.6, pp.239 – 244, 2008.
- [7] S. Jun and D. M. Kim, "Fully Differential Current Op.Amp.," *Electron. Letters.*, vol.34, issue 1, pp. 62-63, Jan. 1998.
- [8] C. Toumazou , F. J Lidgley, and M.Yang, " Translinear Class AB Current Amplifier," *IEE*, vol.25, issue 13,pp. 873-874 , June 1989.

- [9] R. Gray and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, New York: John Wiley,4th Ed. 2001.
- [10] H. Alzahrer and N. Tasadduq, "Realizations of CMOS Fully Differential Current Followers/Amplifiers," *International Symposium on Circuits and Systems, IEEE*, 2009, pp.1381-1384.



**L. SAFARI** received the B.Sc. degree in 1999 from Tabriz University, Iran, and the M.Sc. degree from Iran University of Science and Technology (IUST), Narmak, Tehran, both in electronic engineering. She is now pursuing her PHD in electronics at Electrical Engineering Faculty of IUST University. Her interest is designing integrated circuits (Analog) especially current mode ones. She is the author of one book and ten international papers and the reviewer of two

international journals.



**S. J. AZHARI** received the B.Sc. degree in electronic engineering from Iran University of Science and Technology (IUST), Narmak, Tehran, the M.Sc. degree in electronic instrumentation and measurement from Victoria University of Manchester, U.K., and the Ph.D. degree in electronics from UMIST, U.K., in 1975, 1986, and 1990, respectively. He joined IUST as a Teaching and Research Assistant in 1975. He is the

founder of Electronic Research Center (ERC) of IUST. Currently, he is an Associate Professor in electronic engineering (since 2001) working in Electrical Engineering Faculty and Electronic Research Center of IUST. He is interested in circuit and system design especially in current-mode field, electronic instrumentation and measurement, semiconductor devices and sensor technology. He is author of more than ten textbooks in electronics, author or coauthor of about forty papers, and designer or co designer of many electronic instruments. Dr. Azhari is a Member of the Iran Electrical Engineering Society and Japan IEICE and IEEE. He was the recipient of the O.R.S Award (U.K.) during 1987-1990.